
E.E. 451.3 VLSI Circuit Design

ASSIGNMENT #1

Out: January 25th, 2001 Due: February 1st, 2001

The circuit shown below is a voltage reference generator circuit, used to generate auxiliary voltages that might be necessary in certain types of designs (i.e., for pre-charged digital circuits, analog circuits, etc.). It generates an output voltage, V_{ref} , which depends on device parameters, including transistor width and length (W:L).



Determine the output voltage for the circuit shown (size notation is W:L). Use CMOS3DLM device parameters as shown on Page 2. Note that standard substrate connections (not shown) have been made (i.e., Vss for the N-channel transistor and Vpp for the P-channel transistor).

۵, ieee.usask.ca FOR 0 B 0 THIS CURVE ASSUMES Vour O = 499 44 VIN P-CHAWNEL REGION NEHMNEL **(A)** CUT-OFF LINEAL NON-SATUMMED SATURATED SAWANTED SATUBATED SATURATED ADV-SATUMATED **②** COT-OFF LINEAR

ASSIGNMEN

Exam File Provided By

The VofS IEEE Student Branch

PROBLEMS		
		CLASS
		75
NAME	DATE	(4)

EQUATIONS FOR BACK RESION:

A Vour = Voo

6 Vour = Upp

€ Var = Uss

WE KNOW THAT VONT = VIN IN OUR CIRCUIT.

ALSO BY X 3.1. MERRIFORE OUR CURVE IS

SHIFTED TO THE LEFT. ALSO WE KNOW THAT

WE ARR NOT OPERATING IN RESIONS B, , ORE

PHEREFORE SOME LESSON B AND B ERVATIONS.

THE CORRECT VALUE IS 1.98 V SINCE

0.23 VOLTS DOES NOT "AGREE" WITH

OUR PLOT OF VOUT VS VIN.


(CHECK WITH MINSPICE: YOU GET SIMILAR VALUE).

E.E. 451.3 VLSI Circuit Design

ASSIGNMENT #2

Out: February 1st, 2001 Due: February 8th, 2001

 It has been noted that there is no BUFFER gate in CMOS digital logic. Of course a BUFFER can be built using two inverters in series at the expense of added propagation delay and increased size (approximately 2x the size of an inverter). A digital designer has proposed the following circuit as a solution to the BUFFER gate problem. Discuss.




2. Design a CMOS circuit to implement the following logic function.

$$F = \overline{D + A(B+C)}$$



- a. Use only standard NAND, NOR, and INVERTER gates to implement the function. How many transistors are needed?
- b. Use an Arbitrarily Complex Function (ACF) to implement the function. How many transistors are needed?
- All parts of this question concern a schematic design domain abstraction of a D-type Static Latch. The circuit is shown below (and is included in your class notes).



 a) As mentioned in class, sometimes the design domain abstraction loses track of what the designer intended (reality). Does the circuit function as intended? If not, clearly show your corrected circuit. Verify circuit operation (use a timing diagram).

Page 1 of 1

<u>a1</u>

THIS IS ASSUMING USB (SUBSTRATE BIAS; UDLITAGE
BETWEEN SOULCE AND BULK) IS OV. THIS WOULD
BE THE CASE IF SOULCE OF N-CHANNEL IS
CONNECTED TO USB. AND IP BOURCE OF P-CHANNEL
IS CONNECTED TO UDB. THIS IS NOT THE
CASE. BOTH SOURCES AME CONNECTED TO
THE OUTPUT. THIS CAUSES A PROBLEM.

NOW VT = 40 = V[V 246 + |V38) - 1248]


FOR N-CHANNEL: YO = 0.7V Y=1.1 USE +SION
FOR P-CHANNEL: YO = -0.8V Y=0.6 USE - 34M
FRUM 3PICE INFO 208 = 0.6V

PLUGERNG IN THESE VALUES PROBBERS FOLLOWING MALE

REMEMBER FOR NICHANNEL | Ver = | U. vr - 0 |

P-CHENNEL | Ver = | Voo - Vour |

••	Wed	۷۲۵	\vsd-	VTP
Y40 8		• •	5	-1.75
٥	0	0.70	-	- 1.62
1	•	1.24	4	• • • •
2	Z	1.62	3	-147
3	3	1.73	2	-1.30
Á	4	2.21	1	-1.09
Ś	Ś	2.46	ð	-0.90



N-CHANNEL TRANSIGNAL IS ENTERING CUT-OFF.

SIMILATLY UHRN VOUT = 1.5V | VSR | = 3.5 FOR

P-CHANNEL AND VID = 1.5V. THERRAME THE

P-CHANNEL TERMSISTEN IS ENTERING CUT-OFF

THERE FORE OUTPUT SWING IS HIMITED TO

1.5V 4-3.0V (HPAOXIMITELY)


THIS IS NOT VERY GOOD.

(NOTE: CHECK WITH WINSPICE. YOU GET SIMILAR VIEWES)

"If you say by inspection, I won't believe you. On an exam I am going to wonder how you got MAPLE to work when you left to go to the toilet."

(3)

IF WE JUST OD AMEND AND USE AND, OR, INVENTERS: (LITERAL IMPLEMENTATION)



WE USE 2 (6 TRANSISTERS) + 164 TRANSISTERS)
= 16 TRANSISTERS


IF WE USE BOOLEAN ALGEBRA TO SIMPLIFY EQUATION INTO NAND, NOR, INVENTER FORM.




WE USE 3(4 TRANSISTORS) + 1(2 TRANSFERMES)
= 14 TRANSISTORS

HOWEVER IF WE USE AN ACF
AND REALIZE THAT F IS A COMPORMANTED
FUNCTION:

PULL DOWN CIRCUIT IS



WEREFORK PULL-UP CIRCUIT IS:



TOTAL NUMBER OF TRANSISTERS IS

"Good morning. I hate 8:30 classes, but not you personally."

Q3: THE CIRCUIT DOES NOT FUNCTION AS INTENDED,

Q3: THE CIRCUIT DOES NOT FUNCTION AS INTENDED.


THE FIRST STAGE CLOCKED-INVERTER DOES

NOT HAVE ITS ONTPUT CONNECTED TO ANYTHUS.

THIS IS BECAUSE THE D IN POT GOOS DIRECTLY

TO THE INVERTER INPUT.

CORRECT CIRCUIT IS:



NOTE THAT Q CAN "FOLLOW" D DEPENDING.
ON & AND &. DWS IT IS A LATEN.

DIRAR ARR NYMBROUS RIGHT TIMING

DIRARAMS, IUST REMAMBER THAT

Ø AND J ARR NITENDED TO BE

GATE SIONALS, DWEAKFORE D SHOULD


CHANGE AT A SLOWER FREQUENCY.

E.E. 451.3 VLSI Circuit Design

ASSIGNMENT #3

Out: February 15th, 2001 Due: March 8th, 2001

 All parts of this question concern a schematic design of a D-type Static Latch. The correct circuit is shown below.



A library of standard cells (Assignment_3.elib) is on the E.E. 451.3 class web-site (http://www.engr.usask.ca/classes/EE/451) linked off of the assignment page. Save this library where you are working on this assignment. This library contains an inverter and a design for a clocked inverter (clk_inv) for your use. If you are using an Apple computer, please see me.

- Using the standard cells in the provided library "wire together" the above circuit using Electric. Obtain a print out of your layout plot.
- b) Perform a logic simulation using the ALS simulator built into Electric (Tools->Simulation->Simulate...). Obtain a print out of your timing plot.

Engineering Physics student please note:

Accessing Electric and Winspice from domains other than Engineer


Electric and WinSpice should be available by copying them from the PROGRAMS folder in the winapp folder on the computer named RUBE in the Engineer domain accessed from the Network Neighborhood shortcut usually found on the desktop of the PCs. Please note that they are relatively large.


Engineer domain: \\RUBE\\winapp\\PROGRAMS\\electric

Engineer domain: \\RUBE\\winapp\\PROGRAMS\\winspice


Page 1 of 3







"Put up your hands if this makes sense." (one hand goes up) "Good enough."




E.E. 451.3 VLSI Circuit Design

ASSIGNMENT #4

Out: March 8th, 2001 Due: March 15th, 2001

 All parts of this question concern a schematic design of a D-type Static Latch. The correct circuit is shown below.



A library of standard cells (Assignment_3.elib) is on the E.E. 451.3 class web-site (http://www.engr.usask.ca/classes/EE/451) linked off of the assignment page. Save this library in the directory where you are working on this assignment. This library contains an inverter and a design for a clocked inverter (clk_inv) for your use. If you are using an Apple computer, please see me.

a) Using your circuit from Assignment #3, extract the SPICE deck for the slatch and simulate using WinSpice. Use the same signals as you used in Assignment #3. Obtain a print out of your SPICE plot.

If you are adding SPICE parts to your s-latch layout using Electric (Edit->New SPICE Part...) you will have to add the following:

- A Voltage Source for the vdd power supply (DC 5)
- A Voltage Meter on both the Q and Qbar outputs.
- Some form of clocked Voltage Source on the ck and cb inputs. Usually a PULSE signal is used. Make sure times are in n (for nano) seconds.
- Some form of "clocked" Voltage Source on the D input. Usually a PULSE signal is used. Make sure times are in n (for nano) seconds.
- A Transient analysis part to set the SPICE deck up for a timing type of analysis. Use 0.1n 500n.

Engineering Physics student please note: Electric and WinSpice should be available by copying them from the Winapp directory on the computer named Rube in the Engineer domain accessed from the Network Neighborhood.

Page 1 of 2

· * FACET s-latch FROM LIBRARY ass3 *** ** FACET CREATED Tue Mar 06 17:56:37 2001 ** VERSION 1 LAST REVISED Wed Mar 07 12:08:57 2001 ** EXTRACTED BY ELECTRIC DESIGN SYSTEM, VERSION 5.7.3 " UC SPICE *** , MIN_RESIST 50.000000, MIN_CAPAC 0.040000FF PTIONS NOMOD NOPAGE Northern Telecom 3 Micron CMOS PROCESS Models Taken From CMC Document GICIS 3.0. January 1987 Parameters expressed in terms of real microns PTIONS DEEL-SUM DEEW-SUM DEEAS-60PM DEEAD-60PM JIMPTS=20000 ITL3=10 ITL4=30 ITL5=40000 LVLTIM=2 ITL6=30 METHOD=TRAP GMIN=1.E-10 ABSTOL=10PA VNTOL=10UV MODEL N NMOS (LEVEL=1 VTO=0.7 KP=40E-6 GAMMA=1.1 PHI=0.6 LAMBDA=1.0E-2 PB=0.7 CGSO=3.E-10 CGDO=3.E-10 CGBO=5.0E-10 RSH=25 CJ=4.4E-4 MJ=0.5 CJSW=4E-10 MJSW=0.3 JS=1.0E-5 TOX=5.0E-8 NSUB=1.7E+16 TPG=1 XJ=6.0E-7 LD=3.5E-7 UO=775) MODEL P PMOS (LEVEL=1 VTO=-0.8 KP=12.E-6 GAMMA=0.6 PHI=0.6 LAMBDA=3.0E-2 PB=0.6 CGSO=2.5E-10 CGDO=2.5E-10 CGBO=5.0E-10 RSH=80 CJ=1.5E-4 MJ=0.6 CJSW=4.E-10 MJSW=0.6 JS=1.0E-5 TOX=5.0E-8 NSUB=5.0E+15 TPG=1 XJ=5.E-7 LD=2.50E-7 UO=250)


SUBCKT clk_inv a z vdd ck cb POWER NET: vdd GROUND NET: 0 (gnd) PORT a (network: a) PORT z (network: z) PORT vdd (network: vdd) PORT ck (network: ck) * PORT cb (network: cb) node6 z cb net2 vdd P L=3.00U W=9.00U AS=97.20P AD=91.80P PS=30.60U PD=38.40U .:ode7 net2 a vdd vdd P L=3.00U W=9.00U AS=70.20P AD=97.20P PS=33.60U PD=30.60U node10 net1 a 0 0 N L=3,00U W=3.00U AS=36.36P AD=15.30P PS=26.40U PD=13.20U model1 z ck net1 0 N L=3.00U W=3.00U AS=15.30P AD=77.76P PS=13.20U PD=54.00U Extracted Parasitic Elements: 11.39F a 0 ck 0 9.80F ∃ vdd 0 11.91F 7.39F 5 cb 0 10.06F

ENDS c1k_inv SUBCKT inverter a z vdd POWER NET: vdd GROUND NET: 0 (gnd) PORT a (network: a) PORT z (network: z) * PORT vdd (network: vdd) node7 z a 0 0 N L=3.00U W=3.00U AS=75.96P AD=36.36P PS=52.80U PD=26.40U node10 z a vdd vdd P L=3.00U W=9.00U AS=104.76P AD=70.20P PS=62.40U PD=33.60U Extracted Parasitic Elements: . vdd 0 2 a 0 3.06F 12.18F 7.39F 3 z 0 ENDS inverter ** TOP LEVEL FACET: s-latch{lay} POWER NET: Vdd GROUND NET: 0 (Vss) PORT Qbar (network: Qbar) PORT Q (network: Q) PORT ck (network: ck) PORT Vdd (network: Vdd) PORT D (network: D) PORT cb (network: cb) nodel D Qbar Vdd ck cb clk_inv

ode2 Q Qbar Vdd cb ck clk_inv :ode3 Qbar Q Vdd inverter

. z 0

Assignment #4







** Extracted Parasitic Elements: C1 Vdd 0 33.90F 11.68F C2 Q 0 13.60F C3 ck 0 C4 cb 0 17.04F C5 Qbar 0 31.18F . END


PRESPECTAL PROPERTY


(O, OC KINGS IN THE SECOND SECOND

.... SHADREYZHE ARKE TUU

* Added code is:

VIN ck o pulse (0 5 1905 2NS 2NS 1805 40NS) VIN/ cb 0 pulse (50 MNS ZNS DNS 18NS 4UNS) VCC VDD O DC 5 VINZ D O pulse (O 5 49NS 2NS 2NS 48NS 100NS) VCCI GNO O OC O ·print tran U(Q) U(Qbar) . tran ons 250NS . INS






E.E. 451.3 VLSI Circuit Desig


ASSIGNMENT #5

Out: March 20th, 2001 Due: March 29th, 2001

 All parts of this question concern a schematic design of a D-type Static Latch. The correct circuit is shown below.



a) Write the structural VHDL code necessary to implement the above circuit. Note that a clk_inv standard cell does NOT exist in the NC3LIB standard cell library (i.e., cmos3dlm.bt). Therefore you will have to make one out of an inverter standard cell followed by a tgate (i.e., transmission gate) standard cell. See circuit below. Use as much hierarchy as possible in your design. Assume that you have a single-phase clock available and that you have to generate the two-phase clock.



-- Top Level Interface ENTITY D_Static_Latch IS PORT (D, CLK: IN BIT; Q, QB: OUT BIT); END; --Architecture of D_Static_Latch ARCHITECTURE D_Static_Latch_body of D_Static_Latch is COMPONENT Clocked_Inverter PORT (A, CK, CB: IN BIT; Z: OUT BIT); END COMPONENT; COMPONENT twophase PORT (inphi: IN BIT; phi, phibar: OUT BIT); END COMPONENT: COMPONENT Inverter PORT(A: IN BIT; Z: OUT BIT); END COMPONENT: SIGNAL phi, phibar: BIT; Two_Phase_Clk: twophase PORT MAP (CLK, phi, phibar); Inverter_1: Inverter PORT MAP (QB, Q); Clkd Inverter_1: Clocked_Inverter PORT MAP (D, phi, phibar, QB); Clcd_Inverter_2: Clocked_Inverter PORT MAP (Q, phibar, phi, QB); END: - Clocked_Inverter ENTITY Clocked_Inverter IS PORT (A, CK, CB: IN BIT; NotA: OUT BIT); END Clocked_Inverter; --Architecture of Clocked_Inverter ARCHITECTURE Clocked_Inverter_body of Clocked_Inverter is COMPONENT Inverter PORT(A: IN BIT; NotA: OUT BIT); END COMPONENT; COMPONENT tgate PORT(CK, CB, A, B: IN BIT); END COMPONENT; SIGNAL Alena: BIT; **BEGIN** Inverter_too: Inverter PORT MAP (A, Alena); Fence: tgate PORT MAP (CK, CB, Alena, NotA);

-- Design of D-Type Static Latch